

Fig. 2




Fig. 3





Fig. 4

Fig. 5a



MAPPING MECHANISM


THREAD 0:	<u>T0 - ADDR TAG BASE ADDRESS</u>
	<u>T0 - DATA CACHE BASE ADDRESS</u>
THREAD 1:	<u>T1 - ADDR TAG BASE ADDRESS</u>
	<u>T1 - DATA CACHE BASE ADDRESS</u>
THREAD 2:	<u>T2 - ADDR TAG BASE ADDRESS</u>
	<u>T2 - DATA CACHE BASE ADDRESS</u>
⋮	
THREAD N:	<u>TN - ADDR TAG BASE ADDRESS</u>
	<u>TN - DATA CACHE BASE ADDRESS</u>

122

500

Fig. 5b

Fig. 6






Fig. 7